

# DesignBIP: A Design Studio for Modeling and Generating Systems with BIP

Anastasia Mavridou

Institute for Software Integrated Systems  
Vanderbilt University  
Nashville, TN, USA  
anastasia.mavridou@vanderbilt.edu

Joseph Sifakis

Verimag-Bâtiment IMAG  
Université Grenoble Alpes  
38401 St Martin d'Hères, France  
Joseph.Sifakis@imag.fr

Janos Sztipanovits

Institute for Software Integrated Systems  
Vanderbilt University  
Nashville, TN, USA  
janos.sztipanovits@vanderbilt.edu

The Behavior-Interaction-Priority (BIP) framework — rooted in rigorous semantics — allows the construction of systems that are correct-by-design. BIP has been effectively used for the construction and analysis of large systems such as robot controllers and satellite on-board software. Nevertheless, the specification of BIP models is done in a purely textual manner without any code editor support. To facilitate the specification of BIP models, we present DesignBIP, a web-based, collaborative, version-controlled design studio. To promote model scaling and reusability of BIP models, we use a graphical language for modeling parameterized BIP models with rigorous semantics. We present the various services provided by the design studio, including model editors, code editors, consistency checking mechanisms, code generators, and integration with the JavaBIP tool-set.

## 1 Introduction

Modeling languages are often used for designing complex systems. Using dedicated design studios allows increasing the understandability and usability of modeling languages, as well as decreasing development costs by eliminating errors at design time. Design studio components can be organized in the following three categories: 1) *semantic integration*, 2) *service integration*, and 3) *tool integration*. Semantic integration components comprise the domain of the modeling language, i.e., its *metamodel* that explicitly specifies the building blocks of the language and their relations. Service integration components include dedicated model editors, code editors, and GUI/Visualization components for modeling and simulating results. Additionally, service integration components include model transformation and code generation services, model repositories, and version control services. Finally, tool integration components consist in integrated tools such as run-times and verification tools.

Figure 1 shows the main steps of the workflow of a design studio. Initially, models are designed using dedicated model editors. Optionally, design patterns stored in model repositories may be used to simplify the modeling process. Next, the checking loop starts (step 1), where the models are checked for conformance. If the required conformance conditions are not satisfied by the model, the checking mechanism must point back to the problematic nodes of the model in the model editor and inform the developer of the inconsistency causes to facilitate model refinement. Finally, when the conformance conditions are satisfied (step 2), the refined models may be analyzed and/or executed (step 3) by using




Figure 1: Main design studio components and work-flow

integrated, into the design studio, third party tools. The output of the tools is then collected and sent back to the model editors (step 4) for visualization of analysis or execution results.

We present the DesignBIP studio for modeling and generating systems with the BIP [2] framework. BIP comprises a language with rigorous operational semantics and a dedicated tool-set including code generators, run-time support tools, i.e., BIP engines, and verification tools [5,7]. Depending on the application domain, BIP offers several compilation chains, targeting different execution platforms and programming languages such as C++ [2] Java [8] Haskell, and Scala [14].

The specification of models in the BIP framework is done by using the BIP language in a textual manner [1] without offering any dedicated code editors. Thus, developing large systems with the BIP toolset can be challenging and error prone. In DesignBIP we have opted for a graphical language to enhance readability and easiness of expression. DesignBIP offers a complete modeling solution, in which we have integrated the tools offered by JavaBIP, the Java-based implementation of BIP [8]. Relying on the observation that systems are usually built from multiple instances of the same component type, we propose a parameterized graphical language for BIP that enhances scalability and reduces the model size.

DesignBIP is a web-based, collaborative, version controlled design studio based on WebGME [21]. DesignBIP allows real-time collaboration between multiple developers. Project changes are committed and versioned, which enables branching, merging and viewing the history of a project. DesignBIP<sup>1</sup> is easily accessed through a web interface and is open source<sup>2</sup>. Our contributions are as follows:

- We extend *architecture diagrams* [22], a graphical parameterized language, to accommodate the specification of BIP parameterized models.
- We prove a set of necessary and sufficient conditions for checking the encodability of parameterized BIP graphical models into logical formulas.
- We study the model transformation from graphical models to logical formulas and develop code generation plugins.
- We develop dedicated BIP model editors, code editors, and model repositories.
- We integrate the JavaBIP engine and provide visualization of its output.

*Paper organization:* Section 2 describes the BIP language. Section 3 describes the parameterized graphical language of DesignBIP. Section 4 describes service integration components, i.e., model and code editors, model repositories, and code generators. Section 5 describes the integration with the Jav-

<sup>1</sup><https://cps-vo.org/group/BIP>

<sup>2</sup><https://github.com/anmavrid/DesignBIP>




Figure 2: BIP connectors and their associated interaction sets

aBIP engine. Section 6 discusses related work. Section 7 discusses concluding remarks and future work.

## 2 The BIP Language

Component behavior in BIP is described by Labeled Transition Systems (LTS). LTS transitions are of three types: *enforceable*, *spontaneous*, and *internal*<sup>3</sup>. Enforceable transitions are handled by the BIP-engine and are labeled with *ports*. Ports form the interface of a component and are used to define interactions with other components. Spontaneous transitions take into account changes in the environment and, thus, they are not handled by the BIP-engine but rather executed after detection of external events. Finally, internal transitions allow a component to update its state based on internal information.

An *interaction* in BIP is a non-empty set of ports that defines allowed synchronization of actions among components. BIP interactions represent a clean, abstract concept of *architecture* which is separated from component behavior. Interaction models can be represented in many equivalent ways. Among these are connectors [9] and Boolean formulas [10] on variables representing port participation in interactions. Connectors are most appropriate for graphical design and interaction representation, whereas Boolean formulas are most appropriate for efficient encoding and manipulation by the BIP-engine.

BIP connectors contain ports, which form their interface. Each port of a connector has an attribute *trigger* (represented by a triangle, Figure 2a) or *synchron* (represented by a bullet, Figure 2a). Given a connector involving a set of ports  $\{p_1, \dots, p_n\}$ , the set of its interactions is defined as follows: an interaction is any non-empty subset of  $\{p_1, \dots, p_n\}$  which contains some port that is a trigger (Figure 2c); otherwise, (if all ports are synchrons) the only possible interaction is the maximal one that is,  $\{p_1, \dots, p_n\}$  (Figure 2b). The same principle is recursively extended to hierarchical connectors, where one interaction from each subconnector is used to form an allowed interaction according to the synchron/trigger typing of the connector nodes (Figure 2d).

Alternatively, *interaction logic* can be used to define interaction models. The propositional interaction logic (PIL) is defined by the grammar:

$$\phi ::= true \mid p \mid \bar{\phi} \mid \phi \vee \phi,$$

<sup>3</sup>JavaBIP includes all three, whereas BIP1 and BIP2 include the enforceable and internal types.




Figure 3: A Star architecture

with any  $p \in P$ , where  $P$  is the set of ports of a BIP system. Conjunction is defined as follows:  $\phi_1 \wedge \phi_2 \stackrel{def}{=} (\overline{\phi_1} \vee \overline{\phi_2})$ . To simplify notation, we omit conjunction in monomials, e.g., writing  $sr_1r_2$  instead of  $s \wedge r_1 \wedge r_2$ . Let  $\gamma$  be a non-empty set of interactions. The meaning of a PIL formula  $\phi$  is defined by the satisfaction relation:  $\gamma \models \phi$  iff for all  $a \in \gamma$ ,  $\phi$  evaluates to *true* for the valuation induced by  $a$ :  $p = true$ , for all  $p \in a$  and  $p = false$ , for all  $p \notin a$ .

Consider the *Star architecture* shown in Figure 3, where a single component  $C$  acts as the center, and three other components  $S_1, S_2, S_3$  communicate with the center through binary rendezvous connectors. Component  $C$  has a single port  $p$  and all other components have a single port  $q_i$  ( $i = 1, 2, 3$ ). The corresponding PIL formula is:  $pq_1\overline{q_2}\overline{q_3} \vee p\overline{q_1}q_2\overline{q_3} \vee p\overline{q_1}\overline{q_2}q_3$ .

To define interactions independently from the number of component instances, PIL can be extended with quantification over components [11]. This extension is particularly useful because, in practice, systems are built from multiple component instances of the same component type. Similarly to [11], JavaBIP uses a macro-notation based on FOIL that includes two macros.

The **Require** macro defines ports required for interaction. Let  $T_1, T_2 \in \mathcal{T}$  be two component types. For instance:

$$T_1.p \text{ **Require** } T_2.q \ T_2.q ; T_2.r,$$

means that, to participate in an interaction, each of the ports  $p$  of component instances of type  $T_1$  requires either the participation of *precisely two* of the ports  $q$  of component instances of type  $T_2$  or one instance of  $r$ . Notice the semicolon in the macro that separates the two options.

The **Accept** macro defines optional ports for participation, i.e., it defines the boundary of interactions. This is expressed by explicitly excluding from interactions all the ports that are not optional. For instance, if  $p, q, r$  is the set of port types of component types  $T_1, T_2 \in \mathcal{T}$  then:

$$T_1.p \text{ **Accept** } T_2.q,$$

means that instances of  $r$  are excluded from interaction with instances of  $p$ . To illustrate the use of the macros, let us define the Star architecture style with Require/Accept:

$$\begin{array}{ll} S.q \text{ **Require** } C.p & S.q \text{ **Accept** } C.p \\ C.p \text{ **Require** } S.q & C.p \text{ **Accept** } S.q \end{array}$$

The syntax and semantics of first-order interaction logic (FOIL) as well as the Require/Accept macronotation are presented in greater detail in the technical report [23].




Figure 4: A BIP architecture diagram




Figure 5: A conforming architecture to the diagram in Figure 4

### 3 Semantic Integration Components

We present the BIP parameterized graphical language that was integrated in DesignBIP. The DesignBIP metamodel can be found in the technical report [23].

#### 3.1 Architecture Diagrams for BIP

Architecture diagrams [22] is a parameterized graphical language for the description of the structure of a system by showing the system's component types and their attributes for coordination. We extend the definition of architecture diagrams with triggers and synchrons to define BIP connectors. A BIP architecture diagram consists of a set of *component types* and a set of *connector motifs*. Each component type  $T$  is characterized by a set of *port types*  $T.P$  and a *cardinality* parameter  $n$ , which specifies the number of instances of  $T$ . Figure 4 shows an architecture diagram consisting of two component types  $T_1$  and  $T_2$  with  $n_1$  and  $n_2$  instances and port types  $p$  and  $q$ , respectively. Instantiated components have port instances  $p_i, q_j$  for  $i, j$  belonging to the intervals  $[1, n_1], [1, n_2]$ , respectively.

Connector motifs are non-empty sets of port types. Each port type  $p$  in a connector motif has two constraints represented as a pair  $m : d$ . Multiplicity  $m$  of a port type constrains the number of port instances of this type that are involved in each connector defined by the connector motif. Degree  $d$  of a port type constrains the number of connectors attached to every port instance of this type. Additionally, each port type has a typing (attribute) represented by  $t_p$ , which can be either *trigger* (represented by a triangle) or *synchron* (represented by a bullet) (see BIP connectors in Section 2). A connector motif defines a set of possible configurations, where a configuration is a non-empty set of connectors. The meaning of a diagram is the union of all configurations corresponding to each connector motif of the diagram. Let us present the semantics of connector motifs through the example of Figure 4, which has a single connector motif involving port types  $p$  and  $q$ .

Figure 5 shows the unique configuration obtained from the diagram of Figure 4 by taking  $n_1 = 1, m_p = 1, d_p = 1; n_2 = 2, m_q = 2$  and  $d_q = 1$ . This is the result of composition of constraints for port types  $p$  and  $q$ . For instance, since the multiplicity of  $q$  is 2, then both  $q_1$  and  $q_2$  must be involved in the




Figure 6: An architecture diagram that cannot be encoded into FOIL

the same connector. The degrees of  $p$  and  $q$  are equal to 1, thus there is exactly one connector attached to their port instances. Port instances retain the typing of their corresponding port types. The set of interactions defined by the connector in Figure 5 is the following:  $\{q_1, q_2, q_1q_2, q_1p, q_2p, q_1q_2p\}$ .

Formally, a *BIP architecture diagram*  $\mathcal{D} = \langle \mathcal{T}, \mathcal{C} \rangle$  consists of:

- a set of *component types*  $\mathcal{T} = \{T_1, \dots, T_k\}$  of the form  $T = (T.P, n)$ , where  $T.P \neq \emptyset$  is the set of *port types* of component type  $T$  and  $n \in \mathbb{N}$  is the *cardinality* parameter associated to component type  $T$
- a set of *connector motifs*  $\mathcal{C} = \{\Gamma_1, \dots, \Gamma_l\}$  of the form  $\Gamma = (a, \{m_p : d_p, t_p\}_{p \in a})$ , where
  - $\emptyset \neq a \subset \bigcup_{i=1}^k T_i.P$  is a set of port types
  - $m_p, d_p \in \mathbb{N}$  (with  $m_p > 0$ ) are the *multiplicity* and *degree* associated to port type  $p \in a$
  - $t_p \in \{\text{synchron}, \text{trigger}\}$  is the typing of port type  $p \in a$

For a component  $c \in \mathcal{B}$  and a component type  $T$ , we say that  $c$  is of type  $T$  if the ports of  $c$  are in a bijective correspondence with the port types in  $T$ .

An architecture  $\langle \mathcal{B}, \gamma \rangle$  conforms to a diagram  $\langle \mathcal{T}, \mathcal{C} \rangle$  if, for each  $i \in [1, k]$ , the number of components of type  $T_i$  in  $\mathcal{B}$  is equal to  $n_i$  and  $\gamma$  can be partitioned into disjoint sets  $\gamma_1, \dots, \gamma_l$ , such that, for each connector motif  $\Gamma_i = (a, \{m_p : d_p, t_p\}_{p \in a}) \in \mathcal{C}$  and each  $p \in a$ ,

1. in each connector in  $\gamma_i$  there are exactly  $m_p$  instances of  $p$  typed as  $t_p$ ,
2. each instance of  $p$  is involved in exactly  $d_p$  connectors in  $\gamma_i$

The meaning of a BIP architecture diagram is the set of all architectures that conform to it.

### 3.1.1 Conformance Conditions

DesignBIP encodes connector motifs in the Require/Accept macronotation (Section 2) in order to give the latter as input to the integrated JavaBIP-engine. Nevertheless, the semantic domains of BIP architecture diagrams and interaction logic (Section 2) do not coincide. An architecture diagram defines a set of configurations, whereas, an interaction logic formula defines exactly one configuration. Consider the architecture diagram shown in Figure 6 with a single connector motif, which defines two configurations:  $\gamma_1 = \{p_1q_1, p_2q_2\}$  and  $\gamma_2 = \{p_1q_2, p_2q_1\}$ , and thus, cannot be encoded into interaction logic. Let us now consider the architecture diagram shown in Figure 7, which is a variation of the diagram shown in Figure 6 with degrees set to  $d_p = d_q = 2$ . This diagram defines exactly one configuration and thus, can be encoded into interaction logic. In particular, it defines the configuration  $\gamma = \{p_1q_1, p_2q_2, p_1q_2, p_2q_1\}$ . This shows that we can restrict an architecture diagram to define exactly one configuration by constraining its multiplicities or degrees.

We denote  $s_p = n_p \cdot d_p / m_p \in \mathbb{N}$  the *matching factor* of a port type  $p$ , where  $n_p$  is the cardinality of the component type that contains  $p$ . The matching factors of all port types participating in the same connector motif must be equal integers, in which case they represent the number of connectors defined




Figure 7: An architecture diagram that can be encoded into FOIL

by the connector motif. The maximum number of distinct connectors defined by a connector motif  $\Gamma = (a, \{m_p : d_p, t_p\}_{p \in a})$  is equal to  $\prod_{q \in a} \binom{n_q}{m_q}$ . Consider the connector motif shown in Figure 6. The matching factors of its port types are  $s_p = s_q = 2$  and are not equal to  $\binom{2}{1} \cdot \binom{2}{1}$ , which represents the maximum number of connectors that can be defined by this connector motif. The matching factors of the connector motif shown in Figure 7 is 4.

Proposition 3.1 provides the necessary and sufficient conditions for a BIP diagram to define exactly one conforming architecture for each evaluation of its cardinality parameters. If these conditions hold, then the diagram can be encoded into FOIL. The encoding conditions are as follows: 1) the multiplicity of a port type must be less than or equal to the number of component instances that contain this port and 2) the matching factors of all port types participating in the same connector motif must be equal to the maximum number of connectors that the connector motif defines. Since, by the semantics of diagrams, connector motifs correspond to disjoint sets of connectors, these conditions are applied separately to each connector motif. The proof of Proposition 3.1 can be found in the technical report [23]. Corollary 3.2 follows directly from Proposition 3.1.

**Proposition 3.1.** *A BIP architecture diagram has exactly one conforming architecture iff, for each connector motif  $\Gamma = (a, \{m_p : d_p, t_p\}_{p \in a})$  and each  $p \in a$ , we have 1)  $m_p \leq n_p$  and 2)  $s_p = \prod_{q \in a} \binom{n_q}{m_q}$ .*

**Corollary 3.2.** *A BIP architecture diagram can be specified in FOIL using the Require/Accept macro-notation iff, for each connector motif  $\Gamma = (a, \{m_p : d_p, t_p\}_{p \in a})$  and each  $p \in a$ , we have 1)  $m_p \leq n_p$  and 2)  $s_p = \prod_{q \in a} \binom{n_q}{m_q}$ .*

## 4 Service Integration Components

We present the model and code editors, the code generators, and the model repositories of DesignBIP.

### 4.1 Model and Code editors

A developer provides the system specification by using the dedicated model and Java code editors of DesignBIP. In particular, the developer must specify 1) component behavior in the form of BIP LTS, 2) component interaction in the form of BIP architecture diagrams and 3) the actions associated with transitions and guards, as well as variable declarations directly in Java. Figures 8 and 9 present the DesignBIP LTS and BIP diagram model editors, as well as the Java code editor. In the code editor, the darker parts represent code that was automatically generated by the input given in the model editors, while the bright code parts represent input given directly in the code editor. In the LTS model editor, enforceable and internal transitions are illustrated with solid arrows, while spontaneous transitions are illustrated with dashed arrows. The code and model editors are tightly synchronized, i.e., changes are instantaneously propagated.




Figure 8: DesignBIP LTS model editor and Java code editor




Figure 9: DesignBIP architecture diagrams model editor

## 4.2 Behavior generation plugin: LTS to Java code

As explained earlier, a developer graphically specifies the LTS that represents component behavior. DesignBIP generates the Java code that describes the LTS specified by the developer. In particular, DesignBIP generates code in the form of Java annotations that describes the ports, component types, transitions, and guards of each LTS. For instance, Java annotations describing the ports of the `Route` component type (Figure 9) are shown in the right-hand side of Figure 8.

Firstly, before the plugin generates the Java code, it checks the correct instantiation of each specified LTS according to the constraints defined in the DesignBIP metamodel, which can be found in the technical report [23]. For instance, the plugin checks whether each LTS has exactly one initial state. If errors exist, DesignBIP returns to the developer a message explaining the error and pointers (displayed as Show node) to the incorrect nodes of the specified model as shown in Figure 10. In the case of a correct behavioral model, DesignBIP returns a set of Java files, i.e., one Java file for each specified component type. The complete generated Java annotations for the `Route` component type can be found in the technical report [23].



<b>MESSAGE #1</b>	Transition [finished] with no destination encountered. Please connect or remove it.	<a href="#">Show node</a>
<b>MESSAGE #2</b>	Transition [on] with no source encountered. Please connect or remove it.	<a href="#">Show node</a>
<b>MESSAGE #3</b>	Component type [Route] does not have an initial state. Please define an initial state.	<a href="#">Show node</a>

Figure 10: Behavioral errors as returned by DesignBIP

### 4.3 Interaction generation plugin: BIP architecture diagrams to XML code

We propose Algorithm 1, with polynomial-time complexity for the encoding of a BIP architecture diagram into Require/Accept macros (Section 2). For each port type, we instantiate two sets of variables: `require` and `accept`. For the sake of simplicity, we write  $p$  instead of  $T.p$ .

The `accept` set of  $p$  contains the right hand side of **Accept** and is constructed as follows. For each connector motif attached to  $p$ , if its size is: 1) equal to 1, i.e., singleton connector motif, then we add - in `accept`<sup>4</sup>; 2) greater than 1 and the multiplicity of  $p$  is greater than 1, we add in `accept` all port types of the connector motif including  $p$ ; 3) greater than 1 and the multiplicity of  $p$  is equal to 1, we add all port types of the connector motif except for  $p$  to `accept`.

The `require` set of  $p$  contains the right hand side of **Require** and is constructed as follows. For each connector motif attached to  $p$ , if its size is: 1) equal to 1 or  $p$  is typed as trigger then we add - to `require`<sup>5</sup>; 2) greater than 1 and there exists at least one trigger, we add to `require` as many options as the number of triggers. In each option we add a trigger; 3) greater than 1 and there are no triggers, we add to `require` all port types of the connector motif except for  $p$  as many times as their associated multiplicity and  $m_p - 1$  times the port type  $p$ , to form a single option.

Before generating the XML code, DesignBIP checks the conformance conditions presented in Section ref:conformance. Additionally, DesignBIP checks the correct instantiation of the multiplicity and degree constraints of each connector motif. If errors exist, DesignBIP returns to the developer messages explaining the errors and pointers to the incorrect nodes of the model. In the case of a correct interaction model, DesignBIP returns an XML file with the generated code. Part of the generated XML code for the Switchable Routes example (Figure 9) can be found in the technical report [23].

### 4.4 Model repositories

To promote reusability in DesignBIP, each project is accompanied by component type and coordination pattern [24] repositories. For instance, let us consider the mutual exclusion coordination pattern shown in Figure 11 that enforces the *no two processes can use the shared resource simultaneously* coordination property. The shared resource is managed by the unique —due to the cardinality being 1— `Mutex Manager` component type. The multiplicities of all port types are 1 and therefore, all connectors are binary. The degree constraints require that each port instance of a component of type `Process` be attached to a single connector and each port instance of the `Mutex Manager` be attached to  $n$  connectors. The behaviors of the two component types enforce that once the resource is acquired by a component of type `Process`, it can only be released by the same component.

<sup>4</sup>The dash - indicates that  $p$  must not synchronize with any other port.

<sup>5</sup>The dash - indicates that  $p$  does not require any other port for synchronization.

**Algorithm 1:** Encoding a BIP Diagram into Require/Accept Macros

---

**Data:** Diagram  $\mathcal{D} = \langle \mathcal{T}, \mathcal{C} \rangle$ , where  $\mathcal{C} = \{\Gamma_1, \dots, \Gamma_n\}$  and  $\Gamma = (a, \{m_p : d_p, t_p\}_{p \in a})$

**Result:** Returns the macros for each port type in  $\mathcal{D}$

```

require  $\leftarrow \{\}$ ; accept  $\leftarrow \{\}$ ;
/* for each port type p in the diagram */
for  $p \in \mathcal{T}.P$  do
  require[p] = new Set (); accept[p] = new Set ();
  /* for all connector motifs attached to p */
  for  $\Gamma \in p.connectorMotifs$  do
    /* if the connector motif is singleton */
    if  $|a| == 1$  then
      require[p].add(-); accept[p].add(-);
    else
      /* if the multiplicity of end attached to p is not 1, add all ports of the connector motif */
      if  $m_p > 1$  then
        accept[p].add(a);
      /* otherwise add all ports excluding p */
      else
        accept[p].add(a \ {p});
      /* if the end attached to p is trigger */
      if  $t_p == trigger$  then
        require[p].add(-);
      /* else if there exists at least one trigger */
      else if  $\exists p \in a : t_p == trigger$  then
        for  $q \in a \wedge t_q == trigger$  do
          /* for each trigger add an option */
          require[p].add(p);
      /* else add all ports as many times as their multiplicity */
      else
        optionRequire[p] = newList();
        for  $q \in a \setminus \{p\}$  do
          optionRequire[p].add( $\underbrace{qq \dots q}_{m_q}$ );
        optionRequire[p].add( $\underbrace{pp \dots p}_{m_p - 1}$ );
        require[p].add(optionRequire[p]);
  return require and accept;
```

---




Figure 11: The mutual exclusion pattern




Figure 12: Visualization of the execution of the Switchable Routes example

To use a coordination pattern, a developer needs to create an instance of the pattern in the model and evaluate its cardinality parameters. For instance, if the developer wants to enforce mutual exclusion on two instances of `Process` then  $n$  must be set equal to 2.

## 5 JavaBIP-engine Execution and Visualization

After generating the system specification, the developer may use the integrated JavaBIP-engine to execute it. The JavaBIP-engine is offered through a dedicated plugin in DesignBIP. If the cardinality parameters of the component types have not been evaluated, the plugin asks the developer to provide the number of instances of each component type. It then instantiates the components and passes their reference to the JavaBIP-engine alongside with the generated Java and XML code. The plugin starts the JavaBIP-engine that runs the following three-step protocol in a cyclic manner: 1) upon reaching a state, each component notifies the JavaBIP-engine about possible outgoing transitions, 2) the JavaBIP-engine computes the possible interactions of the system, picks one, and notifies the involved components, 3) the notified components execute the functions associated with the corresponding transitions.

The output of the JavaBIP-engine (which transitions are picked at each execution cycle) is stored as a JSON object. When the plugin stops the execution of the engine (the execution time is defined by the developer), the output is sent back to the model editors of DesignBIP for simulation (see Figure 12). Initially, the developer picks the subset of components whose execution wants to simulate. Starting by highlighting the initial states of these components, the visualizer shows which transitions are executed in each execution cycle by firstly highlighting the fired transitions and finally their destination states.

## 6 Related Work

Model-driven component-based software engineering and development [6,16,29] has become an accepted practice for tackling software complexity in large-scale systems. It provides mechanisms to sup-

port design at the right level of abstraction, error detection, tool integration, verification and maintenance. Systems are built by composing and reusing small, tested building blocks called components.

The Generic Modeling Environment (GME) and its successor WebGME are open source Model Integrated Computing (MIC) tools developed for creating domain specific modeling environments and has been effectively applied to a number of domains [3,26,28,30].

Close to our approach is the ROSMOD design studio [19] that also relies on WebGME for collaborative code development and model editing features. The basic building blocks of ROSMOD are specified in its metamodel which is described in UML class diagrams [4]. The code development and compilation process have been integrated in the graphical user interface to keep the framework self-sufficient. ROSMOD integrates code development, code generation, compilation, run-time monitoring, and execution time plot generation. Nevertheless, in ROSMOD component behavior is defined directly with code and thus connection to verification tools is not supported.

A plethora of approaches exists for architecture specification. Patterns [13,17] are commonly used for specifying architectures in practical applications. The specification of architectures is usually done in a graphical way using general purpose graphical tools. Such specifications are easy to produce but their meaning may not be clear since the graphical conventions lack formal semantics and thus are not amenable to formal analysis. Significant work has been done by the Architecture Description Languages (ADLs) community. Many ADLs have been developed for architecture specification [25,27] with rigorous semantics that facilitate communication of system properties and allow system analysis. Nevertheless, according to [20], architectural languages used in practice mostly originate from industrial development (e.g., UML) instead of academic research (e.g., ADLs). Scientific questions remain about UML's formal properties [15]. The use of UML has been demonstrated in [12,18] for representing architectural concepts with a focus on the component and connector view. However, exploiting these constructors to express architecture views may result in a proliferation of models and stereotypes, which can be difficult to integrate into a well-structured code generation process. On the other hand, ADLs with formal semantics require the use of formal languages which are considered as challenging for practitioners to master [20]. We chose architecture diagrams, which rely on a small set of notions and combine the benefits of graphical languages and rigorous formal semantics.

## 7 Conclusion

We presented DesignBIP<sup>6</sup>, which is a web-based, open source design studio<sup>7</sup> for modeling and generating BIP systems. To define system coordination aspects, we used a parameterized graphical language with formal semantics called architecture diagrams, which we extended with BIP coordination primitives. Designing and reusing models that are based on types and not on instances allowed us to cope with the issues of modeling complexity and size. We have implemented dedicated model/code editors, visualizers, as well as integrated the JavaBIP-engine. Additionally, we studied model transformations and implemented dedicated code generation plugins. We have opted for generating code from high-level graphical structures to avoid tedious and error-prone development of Boolean formulas. Rooting the whole modeling and execution process in rigorous semantics allows the connection to checkers and analysis tools. In the future, we are going to integrate data transfer information on connector motifs. We are also going to develop code generators for the BIP1 and BIP2 languages and integrate verification tools.

---

<sup>6</sup><https://cps-vo.org/group/BIP>

<sup>7</sup><https://github.com/anmavrid/DesignBIP>

## Acknowledgements

This research is supported by the National Science Foundation under award # CNS-1521617. The authors would like to thank Hoang-Dung Tran and Venkataramana Nagarajan for helping with the implementation of DesignBIP.

## References

- [1] *BIP Grammar*. <http://www-verimag.imag.fr/TOOLS/DCS/bip/doc/latest/html/Bip2-simplified.html>. Accessed: 2018-05-20.
- [2] Ananda Basu, Saddek Bensalem, Marius Bozga, Jacques Combaz, Mohamad Jaber, Thanh-Hung Nguyen & Joseph Sifakis (2011): *Rigorous Component-Based System Design Using the BIP Framework*. *Software, IEEE* 28(3), pp. 41–48, doi:10.1109/MS.2011.27.
- [3] Marco Beccani, Hakan Tunc, Addisu Taddese, Ekawahyu Susilo, Péter Völgyesi, Akos Lédeczi & Pietro Valdastrì (2015): *Systematic design of medical capsule robots*. *IEEE Design & Test* 32(5), pp. 98–108, doi:10.1109/MDAT.2015.2459591.
- [4] Donald Bell (2003): *UML basics: An introduction to the Unified Modeling Language*. *The Rational Edge*.
- [5] Saddek Bensalem, Marius Bozga, Thanh-Hung Nguyen & Joseph Sifakis (2009): *D-Finder: A Tool for Compositional Deadlock Detection and Verification*. In Ahmed Bouajjani & Oded Maler, editors: *Computer Aided Verification*, Springer Berlin Heidelberg, Berlin, Heidelberg, pp. 614–619, doi:10.1007/11817963\_11.
- [6] Sami Beydeda, Matthias Book & Volker Gruhn (2005): *Model-driven software development*. Vol. 15, Springer, doi:10.1007/3-540-28554-7.
- [7] Simon Bliudze, Alessandro Cimatti, Mohamad Jaber, Sergio Mover, Marco Roveri, Wajeb Saab & Qiang Wang (2015): *Formal Verification of Infinite-State BIP Models*. In Bernd Finkbeiner, Geguang Pu & Lijun Zhang, editors: *Automated Technology for Verification and Analysis*, Springer International Publishing, Cham, pp. 326–343, doi:10.1007/978-3-319-24953-7\_25.
- [8] Simon Bliudze, Anastasia Mavridou, Radoslaw Szymanek & Alina Zolotukhina (2017): *Exogenous coordination of concurrent software components with JavaBIP*. *Software: Practice and Experience*, doi:10.1002/spe.2495.
- [9] Simon Bliudze & Joseph Sifakis (2007): *The Algebra of Connectors — Structuring Interaction in BIP*. In: *Proc. of the EMSOFT’07*, ACM SigBED, pp. 11–20, doi:10.1145/1289927.1289935.
- [10] Simon Bliudze & Joseph Sifakis (2010): *Causal semantics for the algebra of connectors*. *Formal Methods in System Design* 36(2), pp. 167–194, doi:10.1007/s10703-010-0091-z.
- [11] Marius Bozga, Mohamad Jaber, Nikolaos Maris & Joseph Sifakis (2012): *Modeling Dynamic Architectures Using Dy-BIP*. In Thomas Gschwind, Flavio Paoli, Volker Gruhn & Matthias Book, editors: *Software Composition, Lecture Notes in Computer Science 7306*, Springer Berlin Heidelberg, pp. 1–16, doi:10.1007/978-3-642-30564-1\_1.
- [12] Paul Clements, David Garlan, Len Bass, Judith Stafford, Robert Nord, James Ivers & Reed Little (2002): *Documenting software architectures: views and beyond*. Pearson Education.
- [13] Robert Daigneau (2011): *Service design patterns: Fundamental design solutions for SOAP/WSDL and restful Web Services*. Addison-Wesley.
- [14] Romain Edelmann, Simon Bliudze & Joseph Sifakis (2017): *Functional BIP: Embedding connectors in functional programming languages*. *Journal of Logical and Algebraic Methods in Programming* 92, pp. 19 – 44, doi:10.1016/j.jlamp.2017.06.003. Available at <http://www.sciencedirect.com/science/article/pii/S235222081630178X>.
- [15] David Harel & Bernhard Rumpe (2004): *Meaningful modeling: what’s the semantics of “semantics”?* *Computer* 37(10), pp. 64–72, doi:10.1109/MC.2004.172.

- [16] George T Heineman & William T Councill (2001): *Component-based software engineering*. Springer.
- [17] Gregor Hohpe & Bobby Woolf (2003): *Enterprise integration patterns: designing, building, and deploying messaging solutions*. Addison-Wesley Longman Publishing Co., Inc., Boston, MA, USA.
- [18] James Ivers, Paul Clements, David Garlan, Robert Nord, Bradley Schmerl & Jaime R Silva (2004): *Documenting component and connector views with UML 2.0*. Technical Report, DTIC Document.
- [19] P. S. Kumar, W. Emfinger, A. Kulkarni, G. Karsai, D. Watkins, B. Gasser, C. Ridgewell & A. Anilkumar (2015): *ROSMOD: a toolsuite for modeling, generating, deploying, and managing distributed real-time component-based software using ROS*. In: *2015 International Symposium on Rapid System Prototyping (RSP)*, pp. 39–45, doi:10.1109/RSP.2015.7416545.
- [20] I. Malavolta, P. Lago, H. Muccini, P. Pelliccione & A. Tang (2013): *What Industry Needs from Architectural Languages: A Survey*. *IEEE Transactions on Software Engineering* 39(6), pp. 869–891, doi:10.1109/TSE.2012.74.
- [21] Miklós Maróti, Tamás Kecskés, Róbert Kereskényi, Brian Broll, Péter Völgyesi, László Jurácz, Tihamer Levendovszky & Ákos Lédeczi (2014): *Next Generation (Meta) Modeling: Web-and Cloud-based Collaborative Tool Infrastructure*. In: *MPM@ MODELS*, pp. 41–60.
- [22] Anastasia Mavridou, Eduard Baranov, Simon Bliudze & Joseph Sifakis (2016): *Architecture Diagrams: A Graphical Language for Architecture Style Specification*. In: *Proceedings 9th Interaction and Concurrency Experience, ICE 2016, Heraklion, Greece, 8-9 June 2016.*, pp. 83–97, doi:10.4204/EPTCS.223.6.
- [23] Anastasia Mavridou, Joseph Sifakis & Janos Sztipanovits (2018): *DesignBIP: A Design Studio for Modeling and Generating Systems with BIP*. Available at <https://arxiv.org/abs/1805.09919>. ArXiv:1805.09919 [cs.SE].
- [24] Anastasia Mavridou, Emmanouela Stachtari, Simon Bliudze, Anton Ivanov, Panagiotis Katsaros & Joseph Sifakis (2017): *Architecture-Based Design: A Satellite On-Board Software Case Study*. In Olga Kouchnarenko & Ramtin Khosravi, editors: *Formal Aspects of Component Software*, Springer International Publishing, Cham, pp. 260–279, doi:10.1007/978-3-642-25264-8\_4.
- [25] N. Medvidovic & R. N. Taylor (2000): *A classification and comparison framework for software architecture description languages*. *IEEE Transactions on Software Engineering* 26(1), pp. 70–93, doi:10.1109/32.825767.
- [26] H. Neema, J. Sztipanovits, M. Burns & E. Griffor (2016): *C2WT-TE: A model-based open platform for integrated simulations of transactive smart grids*. In: *2016 Workshop on Modeling and Simulation of Cyber-Physical Energy Systems (MSCPES)*, pp. 1–6, doi:10.1109/MSCPES.2016.7480218.
- [27] Mert Ozkaya & Christos Kloukinas (2013): *Are we there yet? Analyzing architecture description languages for formal analysis, usability, and realizability*. In: *Software Engineering and Advanced Applications (SEAA), 2013 39th EUROMICRO Conference on*, IEEE, pp. 177–184, doi:10.1109/SEAA.2013.34.
- [28] J. A. Stankovic, Ruiqing Zhu, R. Poornalingam, Chenyang Lu, Zhendong Yu, M. Humphrey & B. Ellis (2003): *VEST: an aspect-based composition tool for real-time systems*. In: *The 9th IEEE Real-Time and Embedded Technology and Applications Symposium, 2003. Proceedings.*, pp. 58–69, doi:10.1109/RTTAS.2003.1203037.
- [29] Clemens Szyperski (1998): *Component Software: Beyond Object-oriented Programming*. ACM Press/Addison-Wesley Publishing Co., New York, NY, USA.
- [30] K. Thramboulidis (2005): *Model-integrated mechatronics - toward a new paradigm in the development of manufacturing systems*. *IEEE Transactions on Industrial Informatics* 1(1), pp. 54–61, doi:10.1109/TII.2005.844427.