

Verifying Bit-vector Invertibility Conditions in Coq – Extended Abstract*

Burak Ekici

University of Innsbruck
Innsbruck, Austria

burak.ekici@uibk.ac.at

Arjun Viswanathan

University of Iowa
Iowa City, USA

arjun-viswanathan@uiowa.edu

Yoni Zohar

Stanford University
Stanford, USA

yoniz@cs.stanford.edu

Clark Barrett

Stanford University
Stanford, USA

barrett@cs.stanford.edu

Cesare Tinelli

University of Iowa
Iowa City, USA

cesare-tinelli@uiowa.edu

This work is a part of an ongoing effort to prove the correctness of invertibility conditions for the theory of fixed-width bit-vectors, which are used to solve quantified bit-vector formulas in the Satisfiability Modulo Theories (SMT) solver CVC4. While many of these were proved in a completely automatic fashion for any bit-width, some were only proved for bit-widths up to 65, even though they are being used to solve formulas over arbitrary bit-widths. In this paper we describe our initial efforts in proving a subset of these invertibility conditions in the Coq proof assistant. We describe the Coq library that we use, as well as the extensions that we introduced to it.

1 Introduction

Reasoning logically about bit-vectors is useful for many applications in hardware and software verification. While Satisfiability Modulo Theories (SMT) solvers are able to reason about bit-vectors of fixed width, they currently require all widths to be expressed concretely (by a numeral) in their input formulas. For this reason, they cannot be used to prove properties of bit-vector operators that are parametric in the bit-width such as, for instance, the associativity of bit-vector concatenation. Proof assistants such as Coq [13], that have direct support for dependent types are better suited for such tasks.

Bit-vector formulas that are parametric in the bit-width arise in the verification of parametric Boolean functions and circuits (see, e.g., [8]). In our case, we are mainly interested in parametric lemmas that are relevant to internal techniques of SMT solvers for the theory of fixed-width bit-vectors. Such techniques are developed a priori for every possible bit-width, even though they are applied on a particular bit-width. Meta-reasoning about the correctness of such solvers then requires bit-width independent reasoning.

An example of the latter kind, which is the focus of the current paper, is the notion of *invertibility conditions* [9] as a basis for a quantifier-instantiation technique to reason about the satisfiability of quantified bit-vector formulas. For a trivial case of an invertibility condition consider the equation $x + s = t$ where x , s and t are variables of the same bit-vector sort, and $+$ is bit-vector addition. In the terminology of Niemetz et al. [9], this equation is “invertible” for x , i.e., solvable for x , for any value of s and t . A general solution is represented by the term $t - s$. Since the solution is unconditional, the invertibility condition for $x + s = t$ is simply the universally true formula \top . The formula stating this fact, referred to here as an *invertibility equivalence*, is $\top \Leftrightarrow \exists x. x + s = t$, a valid formula in the theory of fixed-width

*This work has been partially supported by the Austrian Science Fund (FWF) grant P26201, the European Research Council (ERC) Grant No. 714034 SMART, DARPA award N66001-18-C-4012, and ONR contract N68335-17-C-0558.

bit-vectors for any bit-width n for x , s and t . In contrast, the equation $x \cdot s = t$ is not always invertible for x (\cdot stands for bit-vector multiplication). A necessary and sufficient condition for invertibility is $(-s \mid s) \ \& \ t = t$ meaning that the invertibility equivalence $(-s \mid s) \ \& \ t = t \Leftrightarrow \exists x. x \cdot s = t$ is valid for any bit-width n for x , s and t [9]. Notice that this invertibility condition involves the operations $\&$, \mid and $-$, and not \cdot that occurs in the literal itself. Niemetz et al. [9] provide a total of 160 invertibility conditions covering several bit-vector operators for both equations and inequations. However, they were able to verify, using SMT solvers, the corresponding invertibility equivalences only for concrete bit-widths up to 65, given the reasoning limitations of SMT solvers mentioned earlier. A recent paper by Niemetz et al. [10] addresses this challenge by translating these invertibility equivalences into quantified formulas over the combined theory of non-linear integer arithmetic and uninterpreted functions — a theory supported by a number of SMT solvers. While partially successful, this approach failed to verify over a quarter of the invertibility equivalences.

In this work, we approach the task of verifying the invertibility equivalences proposed in [9] by proving them interactively with the Coq proof assistant. We extend a rich Coq library for bit-vectors we developed in previous work [6] with additional operators and lemmas to facilitate the task of verifying invertibility equivalences for arbitrary bit-widths, and prove a representative subset of them. Our results offer evidence that proof assistants can support automated theorem provers in meta-verification tasks.

Our Coq library models the theory of fixed-width bit-vectors adopted by the SMT-LIB 2 standard [1].¹ It represents bit-vectors as lists of Booleans. The bit-vector type is dependent on a positive integer that represents the length of the list. Underneath the dependent representation is a simply-typed or *raw* bit-vector type with a size function which is used to explicitly state facts on the length of the list. A functor translates an instance of a raw bit-vector along with specific information about its size into a dependently-typed bit-vector. For this work, we extended the library with the arithmetic right shift operation and the unsigned weak less-than and greater-than predicates and proved 18 invertibility equivalences. We initially proved these equivalences over raw bit-vectors and then used these proofs when proving the invertibility equivalences over dependent bit-vectors, as we explain in Section 4.

The remainder of this paper is organized as follows. After some technical preliminaries in Section 2, we provide an overview of invertibility conditions for the theory of fixed-width bit-vectors in Section 3 and discuss previous attempts to verify them. Then, in Section 4, we describe the bit-vector Coq library and our current extensions to it. In Section 5, we outline how we used the extended library to prove the correctness of a representative subset of invertibility equivalences. We conclude in Section 6 with directions for future work.

2 Preliminaries

We assume the usual terminology of many-sorted first-order logic with equality (see, e.g., [7] for more details). We denote equality by $=$, and use $x \neq y$ as an abbreviation for $\neg(x = y)$. The signature Σ_{BV} of the SMT-LIB 2 theory of fixed-width bit-vectors includes a unique sort for each positive integer n , which we denote here by $\sigma_{[n]}$. For every positive integer n and a bit-vector of width n , the signature includes a constant of sort $\sigma_{[n]}$ in Σ_{BV} representing that bit-vector, which we denote as a binary string of length n . The function and predicate symbols of Σ_{BV} are as described in the SMT-LIB 2 standard. Formulas of Σ_{BV} are built from variables (sorted by the sorts $\sigma_{[n]}$), bit-vector constants, and the function and predicate symbols of Σ_{BV} , along with the usual logical connectives and quantifiers. We write $\psi[x_1, \dots, x_n]$ to represent a formula whose free variables are from the set $\{x_1, \dots, x_n\}$.

¹ The SMT-LIB 2 theory is defined at <http://www.smt-lib.org/theories.shtml>.

The semantics of Σ_{BV} -formulas is given by interpretations that extend a single many-sorted first-order structure so that the domain of every sort $\sigma_{[n]}$ is the set of bit-vectors of bit-width n , and the function and predicate symbols are interpreted as specified by the SMT-LIB 2 standard. A Σ_{BV} -formula is *valid* in the theory of fixed-width bit-vectors if it evaluates to true in every such interpretation.

In what follows, we denote by Σ_0 the sub-signature of Σ_{BV} containing the predicate symbols $<_u, >_u, \leq_u, \geq_u$ (corresponding to strong and weak unsigned comparisons between bit-vectors, respectively), as well as the function symbols $+$ (bit-vector addition), $\&, |, \sim$ (bit-wise conjunction, disjunction and negation), $-$ (2's complement unary negation), and \ll, \gg and \gg_a (left shift, and logical and arithmetical right shifts). We also denote by Σ_1 the extension of Σ_0 with the predicate symbols $<_s, >_s, \leq_s, \geq_s$ (corresponding to strong and weak signed comparisons between bit-vectors, respectively), as well as the function symbols $-, \cdot, \div, \text{mod}$ (corresponding to subtraction, multiplication, division and remainder), and \circ (concatenation). We use 0 to represent the bit-vectors composed of all 0-bits. Its numerical or bit-vector interpretation should be clear from context. Using bit-wise negation \sim , we can express the bit-vectors composed of all 1-bits by ~ 0 .

3 Invertibility Conditions And Their Verification

Many applications rely on bit-precise reasoning and thus can be modeled using the SMT-LIB 2 theory of fixed-width bit-vectors. For certain applications, such as verification of safety properties for programs, quantifier-free reasoning is not enough, and the combination of bit-precise reasoning with the ability to handle quantifiers is needed. Niemetz et al. present a technique to solve quantified bit-vector formulas, which is based on *invertibility conditions* [9]. An invertibility condition for a variable x in a Σ_{BV} -literal $\ell[x, s, t]$ is a formula $IC[s, t]$ such that $\forall s. \forall t. IC[s, t] \Leftrightarrow \exists x. \ell[x, s, t]$ is valid in the theory of fixed-width bit-vectors. For example, consider the bit-vector literal $x \& s = t$ where x, s and t are distinct variables of the same sort. The invertibility condition for x given in [9] is $t \& s = t$.

Niemetz et al. [9] define invertibility conditions for a representative set of literals ℓ having a single occurrence of x , that involve the bit-vector operators of Σ_1 . The soundness of the technique proposed in that work relies on the correctness of the invertibility conditions. Every literal $\ell[x, s, t]$ and its corresponding invertibility condition $IC[s, t]$ induce the *invertibility equivalence*

$$IC[s, t] \Leftrightarrow \exists x. \ell[x, s, t] \tag{1}$$

The correctness of invertibility equivalences should be verified for all possible sorts for the variables x, s, t for which the condition is well sorted. More concretely, for the case where x, s, t are all of sort $\sigma_{[n]}$, say, this means that one needs to prove, for *all* $n > 0$, the validity of

$$\forall s : \sigma_{[n]}. \forall t : \sigma_{[n]}. IC[s, t] \Leftrightarrow \exists x : \sigma_{[n]}. \ell[x, s, t] .$$

This was done in Niemetz et al. [9] using an SMT solver but only for concrete values of n from 1 to 65. A proof of Equation (1) that is parametric in the bit-width n cannot be done with SMT solvers, since they currently only support the theory of *fixed-width* bit-vectors, where Equation (1) cannot even be expressed. To overcome this limitation, a later paper by Niemetz et al. [10] suggested a translation from bit-vector formulas with *parametric* bit-widths to the theory of (non-linear) integer arithmetic with uninterpreted functions. Thanks to this translation, the authors were able to verify, with the aid of SMT solvers for the theory of integer arithmetic with uninterpreted functions, the correctness of 110 out of 160 invertibility equivalences. None of the solvers used in that work were able to prove the remaining equivalences. For

those, it then seems appropriate to use a proof-assistant, as this allows for more intervention by the user who can provide crucial intermediate steps. It goes without saying that even for the 110 invertibility equivalences that were proved, the level of confidence achieved by proving them in a proof-assistant such as Coq would be greater than a verification (without a verified formal proof) by an SMT solver.

In the rest of this paper we describe our initial efforts and future plans for proving the invertibility equivalences, starting with those that were not proved in [10].

4 The Coq Bit-vector Library

In this section, we describe the Coq library we use and the extensions we developed with the goal of formalizing and proving invertibility equivalences. The original library was developed for SMTCoq [6], a Coq plugin that enables Coq to dispatch proofs to external proof-producing solvers. It is used to represent SMT-LIB 2 bit-vectors in Coq. Coq’s own library of bit-vectors [5] was an alternative, but it has only definitions and no lemmas. A more suitable substitute could have been the Bedrock Bit Vectors Library [3] or the SSRBit Library [2]. We chose the SMTCoq library mainly because it was explicitly developed to represent SMT-LIB 2 bit-vectors in Coq and comes with a rich set of lemmas relevant to proving the invertibility equivalences.

The SMTCoq library contains both a simply-typed and dependently-typed theory of bit-vectors implemented as module types. The former, which we also refer to as a theory of *raw bit-vectors*, formalizes bit-vectors as Boolean lists while the latter defines a bit-vector as a Coq record, with its size as the parameter, made of two fields: a Boolean list and a coherence condition to ensure that the parameterized size is indeed the length of the given list. The library also implements a functor module from the simply-typed module to the dependently-typed module establishing a correspondence between the two theories. This way, one can first prove a bit-vector property in the context of the simply-typed theory and then map it to its corresponding dependently-typed one via the functor module. Note that while it is possible to define bit-vectors natively as a dependently-typed theory in Coq and prove their properties there, it would be cumbersome and unduly complex to do dependent pattern matching or case analysis over bit-vector instances because of the complications brought by unification in Coq (which is inherently undecidable). One can try to handle such complications as illustrated by Sozeau [12]. However, we found the two-theory approach of Ekici et al. [6] more convenient in practice for our purposes.

The library adopts the little-endian notation for bit-vectors, thus following the internal representation of bit-vectors in SMT solvers such as CVC4. This makes arithmetic operations easier to perform since the least significant bit of a bit-vector is the head of the list representing it in the *raw* theory.

Out of the 11 bit-vector operators and 10 predicates contained in Σ_1 , the library had support for 8 operators and 6 predicates. The supported predicates, however, can be used to express the other 4. The predicate and function symbols that were not directly supported by the library were the weak inequalities \leq_u , \geq_u , \leq_s , \geq_s and the operators \gg_a , \div , and mod . We extended the library with the operator \gg_a and the predicates \leq_u and \geq_u and redefined \ll and \gg , as explained in Section 5.

We focused on invertibility conditions for literals of the form $x \diamond s \boxtimes t$ and $s \diamond x \boxtimes t$, where x , s and t are variables and \diamond and \boxtimes are respectively function and predicate symbols in $\Sigma_0 \cup \{=, \neq\}$ (invertibility conditions for such literals were found in [9] for the extended signature Σ_1). Σ_0 was chosen as a representative set because it seemed both expressive enough and feasible for proofs in Coq. Such literals, as well as their invertibility conditions, include only operators that are supported by the library (after its extension with \gg_a , \leq_u , and \geq_u).

To demonstrate the intuition and various aspects of the extension of the library, we briefly describe

```

1  Fixpoint ule_list_big_endian (x y : list bool) :=
2    match x, y with
3    | nil, nil => true
4    | nil, _ => false
5    | _, nil => false
6    | xi :: x', yi :: y' => ((eqb xi yi) && (ule_list_big_endian x' y'))
7                          || ((negb xi) && yi)
8    end.
9
10 Definition ule_list (x y: list bool) :=
11   (ule_list_big_endian (rev x) (rev y)).
12
13 Definition bv_ule (a b : bitvector) :=
14   if @size a =? @size b then
15     ule_list a b
16   else
17     false.

```

Figure 1: Definitions of \leq_u in Coq.

the addition of \leq_u (the definition of \geq_u is similar). The relevant Coq definitions are provided in Figure 1.² Like most other operators, \leq_u is defined in several *layers*. The function `bv_ule`, at the highest layer, ensures that comparisons are between bit-vectors of the same size and then calls `ule_list`. Since we want to compare bit-vectors starting from their most significant bits and the input lists start instead with the least significant bits (because of the little-endian encoding), `ule_list` first reverses the two lists. Then it calls `ule_list_big_endian`, which we consider to be at the lowest layer of the definition. `ule_list_big_endian` then does a lexicographical comparison of the two lists, starting from the most significant bits.

To see why the addition of \leq_u to the library is useful, consider, for example, the following parametric lemma, stating that ~ 0 is the largest unsigned bit-vector of its type:

$$\forall x : \sigma_{[n]}. x \leq_u \sim 0 \quad (2)$$

When not using this explicit operator, we usually rewrite it as:

$$\forall x : \sigma_{[n]}. x <_u \sim 0 \vee x = \sim 0 \quad (3)$$

In such cases, since the definitions of $<_u$ and $=$ have a similar structure to the one in Figure 1, we strip down the layers of $<_u$ and $=$ separately, whereas using \leq_u , we only do this once. Depending on the specific proof at hand, using \leq_u is sometimes more convenient for this reason.

5 Proving Invertibility Equivalences in Coq

In this section we provide specific details about proving invertibility equivalences in Coq. In addition to the bit-vector library described in Section 4, in several proofs of invertibility equivalences we benefited from CoqHammer [4], a plug-in that aims at extending the automation in Coq by combining machine

²Both the library and the proofs of invertibility equivalences can be found at <https://github.com/ekiciburak/bitvector/tree/pxtp2019>. It compiles with coqc-8.9.0.

```

1  Theorem bvashr_ult2_rtl : forall (n : N), forall (s t : bitvector n),
2  (exists (x : bitvector n), (bv_ult (bv_ashr_a s x) t = true)) ->
3  (((bv_ult s t = true) \\/ (bv_slt s (zeros n)) = false) /\
4  (bv_eq t (zeros n)) = false).
5  Proof. intros n s t H.
6      destruct H as ((x, Hx), H).
7      destruct s as (s, Hs).
8      destruct t as (t, Ht).
9      unfold bv_ult, bv_slt, bv_ashr_a, bv_eq, bv in *. cbn in *.
10     specialize (InvCond.bvashr_ult2_rtl n s t Hs Ht); intro STIC.
11     rewrite Hs, Ht in STIC. apply STIC.
12     now exists x.
13  Qed.

```

Figure 2: A proof of one direction of the invertibility equivalence for \gg_a and $<_u$ using dependent types.

learning and automated reasoning techniques in a similar fashion to what is done in Isabelle/HOL [11]. Note that one does not need to install CoqHammer in order to build the bit-vector library, since all the proof reconstruction tactics of CoqHammer are included in it.

The natural representation of bit-vectors in Coq is the dependently-typed representation, and therefore the invertibility equivalences are formulated using this representation. As discussed in Section 4, however, proofs in this representation are composed of proofs over simply-typed bit-vectors, which are easier to reason about. Some conversions between the different representations are then needed to lift a proof over raw bit-vectors to one over dependently-typed bit-vectors.

For example, Figure 2 includes a proof of the following direction of the invertibility equivalence for \gg_a and $<_u$:

$$\forall s : \sigma_{[n]}. \forall t : \sigma_{[n]}. (\exists x : \sigma_{[n]}. s \gg_a x <_u t) \Rightarrow ((s <_u t \vee \neg(s <_s 0)) \wedge t \neq 0) \quad (4)$$

In the proof, lines 6–9 transform the dependent bit-vectors from the goal and the hypotheses into simply-typed bit-vectors. Then, lines 10–12 invoke the corresponding lemma for simply-typed bit-vectors (called `InvCond.bvashr_ult2_rtl`) along with some simplifications.

Most of the effort in this project went into proving equivalences over raw bit-vectors. As an illustration, consider the following equivalence over \ll and $>_u$:

$$\forall s : \sigma_{[n]}. \forall t : \sigma_{[n]}. (t <_u \sim 0 \ll s) \Leftrightarrow (\exists x : \sigma_{[n]}. x \ll s >_u t) \quad (5)$$

The left-to-right implication is easy to prove using ~ 0 itself as the witness of the existential proof goal and considering the symmetry between $>_u$ and $<_u$. The proof of the right-to-left implication relies on the following lemma:

$$\forall x : \sigma_{[n]}. \forall s : \sigma_{[n]}. (x \ll s) \leq_u (\sim 0 \ll s) \quad (6)$$

From the right side of the equivalence in Equation (5), we get some x for which $x \ll s >_u t$ holds. Flipping the inequality, we have that $t <_u x \ll s$; using this, and transitivity over $<_u$ and \leq_u , Lemma 6 gives us the left side of the equivalence in Equation (5).

As mentioned in Section 4, we have redefined the shift operators \ll and \gg in the library. This was instrumental, for example, in the proof of Equation (6). Figure 3 includes both the original and new definitions of \ll . The definitions of \gg are similar. Originally, \ll was defined using the `shl_one_bit`

```

1  Definition shl_one_bit (a: list bool) :=
2    match a with
3      | [] => []
4      | _ => false :: removelast a
5    end.
6
7  Fixpoint shl_n_bits (a: list bool) (n: nat) :=
8    match n with
9      | 0 => a
10     | S n' => shl_n_bits (shl_one_bit a) n'
11   end.
12
13  Definition shl_n_bits_a (a: list bool) (n: nat) :=
14    if (n <? length a)%nat then
15      mk_list_false n ++ firstn (length a - n) a
16    else
17      mk_list_false (length a).
18
19  Theorem bv_shl_eq: forall (a b : bitvector), bv_shl a b = bv_shl_a a b.

```

Figure 3: Various definitions of \ll .

and the `shl_n_bits` functions. `shl_one_bit` shifts the bit-vector to the left by one bit and is repeatedly called by `shl_n_bits` to complete the shift. The new definition `shl_n_bits_a` uses `mk_list_false` which constructs the necessary list of 0s and appends (`++` in Coq) it to the beginning of the list (because of the little-endian encoding); the bits to be shifted from the original bit-vector are retrieved using the `firstn` function, which is defined in the Coq library for lists. The `nat` type used in Figure 3 is the Coq representation of Peano natural numbers that has 0 and S as its two constructors — as depicted in the pattern match in lines 9 and 10. The theorem at the bottom of Figure 3 allows us to switch between the two definitions when needed. Function `bv_shl` defines the left shift operation using `shl_n_bits` whereas `bv_shl_a` does it using `shl_n_bits_a`.

The new definition uses `firstn` and `++`, over which many necessary properties are already proven in the standard library. This benefits us in manual proofs, and in calls to CoqHammer, since the latter is able to use lemmas from the imported libraries to prove the goals that are given to it. Using this representation, proving Equation (6) reduces to proving Lemmas `bv_ule_1_firstn` and `bv_ule_pre_append`, shown in Figure 4. The proof of `bv_ule_pre_append` benefited from the property `app_comm_cons` from the standard list library of Coq, while `firstn_length_le` was useful in reducing the goal of `bv_ule_1_firstn` to Coq’s equivalent of Equation (2). The statements of the properties mentioned from the standard library are also shown in Figure 4. `mk_list_true` creates a bit-vector that represents ~ 0 , of the length given to it as input, and `bv_ule` is the representation of \leq_u in the bit-vector library. `bv_ule` has output type `bool` (and so we equate terms in which it occurs to `true`), while the functions from the standard library have output type `Prop`. We also have two definitions for \ggg_u , and a proof of their equivalence (as done for the other shift operators).

Table 1 summarizes the results of proving invertibility equivalences for invertibility conditions in the signature Σ_0 . In the table, \checkmark means that the invertibility equivalence was successfully verified in Coq but not in [10], while \checkmark means the opposite; \checkmark means that the invertibility equivalence was verified using both approaches, and \times means that it was verified with neither. We successfully proved all invertibility

```

1 Lemma bv_ule_1_firstn : forall (n : nat) (x : bitvector),
2   (n < length x)%nat ->
3     bv_ule (firstn n x) (firstn n (mk_list_true (length x))) = true.
4
5 Lemma bv_ule_pre_append : forall (x y z : bitvector), bv_ule x y = true ->
6   bv_ule (z ++ x) (z ++ y) = true.
7
8 Theorem app_comm_cons : forall (x y : list A) (a : A), a :: (x ++ y) = (a :: x) ++ y.
9
10 Lemma firstn_length_le : forall l : list A, forall n : nat,
11   n <= length l -> length (firstn n l) = n.

```

Figure 4: Examples of lemmas used in proofs of invertibility equivalences.

$\ell[x]$	$=$	\neq	$<_u$	$>_u$	\leq_u	\geq_u
$\neg x \bowtie t$	✓	✓	✓	✓	✓	✓
$\sim x \bowtie t$	✓	✓	✓	✓	✓	✓
$x \& s \bowtie t$	✓	✓	✓	✓	✓	✓
$x s \bowtie t$	✓	✓	✓	✓	✓	✓
$x \ll s \bowtie t$	✓	✓	✓	✓	✓	✓
$s \ll x \bowtie t$	✓	✓	✓	✓	✓	✓
$x \gg s \bowtie t$	✓	✓	✓	✗	✓	✓
$s \gg x \bowtie t$	✓	✓	✓	✓	✓	✓
$x \gg_a s \bowtie t$	✓	✓	✓	✓	✓	✓
$s \gg_a x \bowtie t$	✓	✓	✓	✓	✓	✓
$x + s \bowtie t$	✓	✓	✓	✓	✓	✓

Table 1: Proved invertibility equivalences in Σ_0 where \bowtie ranges over the given predicate symbols.

equivalences over $=$ that are expressible in Σ_0 , including 4 that were not proved in [10]. For the rest of the predicates, we focused only on the 8 invertibility equivalences that were not proved in [10], and succeeded in proving 7 of them. Overall, these results strictly improve the results of [10], as we were able to prove 11 additional invertibility equivalences in Coq. Taking into account our work together with [10], only one invertibility equivalence for the restricted signature is not fully proved yet, the one for the literal $x \gg s >_u t$, although one direction of the equivalence, namely $IC[s, t] \Rightarrow \exists x. \ell[x, s, t]$, was successfully proved both in Coq and in [10].

6 Conclusion and Future Work

We have described our work-in-progress on verifying bit-vector invertibility conditions in the Coq proof assistant, which required extending a bit-vector library in Coq. The most immediate direction for future work is proving more of the invertibility equivalences supported by the bit-vector library. In addition,

we plan to extend the library so that it supports the full syntax in which invertibility conditions are expressed, namely Σ_1 . We expect this to be useful also for verifying properties about bit-vectors in other applications.

References

- [1] Clark Barrett, Aaron Stump & Cesare Tinelli (2010): *The SMT-LIB Standard: Version 2.0*. In A. Gupta & D. Kroening, editors: *Proceedings of the 8th International Workshop on Satisfiability Modulo Theories (Edinburgh, UK)*.
- [2] Arthur Blot, Pierre-Evariste Dagand, & Julia Lawall: *Bit Sequences and Bit Sets Library*. Available at <https://github.com/pedagand/ssrbit>.
- [3] Tej Chajed, Haogang Chen, Adam Chlipala, Joonwon Choi, Andres Erbsen, Jason Gross, Samuel Gruetter, Frans Kaashoek, Alex Konradi, Gregory Malecha, Duckki Oe, Murali Vijayaraghavan, Nickolai Zeldovich & Daniel Ziegler: *Bedrock Bit Vectors Library*. Available at <https://github.com/mit-plv/bbv>.
- [4] Lukasz Czajka & Cezary Kaliszyk (2018): *Hammer for Coq: Automation for Dependent Type Theory*. *J. Autom. Reasoning* 61(1-4), pp. 423–453, doi:[10.1007/s10817-018-9458-4](https://doi.org/10.1007/s10817-018-9458-4).
- [5] Jean Duprat: *Library Coq.Bool.Bvector*. Available at <https://coq.inria.fr/library/Coq.Bool.Bvector.html>.
- [6] Burak Ekici, Alain Mebsout, Cesare Tinelli, Chantal Keller, Guy Katz, Andrew Reynolds & Clark Barrett (2017): *SMTCoq: A Plug-In for Integrating SMT Solvers into Coq*. In: *Proceedings of 29th International Conference on Computer Aided Verification (CAV 2017)*, *Lecture Notes in Computer Science* 10427, Springer, pp. 126–133, doi:[10.1007/s10703-012-0163-3](https://doi.org/10.1007/s10703-012-0163-3)
- [7] Herbert B. Enderton (2001): *Chapter TWO - First-Order Logic*. In Herbert B. Enderton, editor: *A Mathematical Introduction to Logic (Second Edition)*, second edition edition, Academic Press, Boston, pp. 67 – 181, doi:[10.1016/B978-0-08-049646-7.50008-4](https://doi.org/10.1016/B978-0-08-049646-7.50008-4).
- [8] Aarti Gupta & Allan L. Fisher (1993): *Representation and Symbolic Manipulation of Linearly Inductive Boolean Functions*. In: *Proceedings of the 1993 IEEE/ACM International Conference on Computer-aided Design, ICCAD '93*, IEEE Computer Society Press, Los Alamitos, CA, USA, pp. 192–199. Available at <http://dl.acm.org.stanford.idm.oclc.org/citation.cfm?id=259794.259827>.
- [9] Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett & Cesare Tinelli (2018): *Solving Quantified Bit-Vectors Using Invertibility Conditions*. In: *Proceedings of 30th International Conference on Computer Aided Verification (CAV 2018)*, pp. 236–255, doi:[10.1007/978-3-319-96142-2_16](https://doi.org/10.1007/978-3-319-96142-2_16).
- [10] Aina Niemetz, Mathias Preiner, Andrew Reynolds Yoni Zohar, Clark Barrett & Cesare Tinelli (2019): *Towards Bit-Width-Independent Proofs in SMT Solvers*. To appear in the proceedings of CADE-27.
- [11] Tobias Nipkow, Lawrence C Paulson & Markus Wenzel (2002): *Isabelle/HOL: a proof assistant for higher-order logic*. *Lecture Notes in Computer Science* 2283, Springer Science & Business Media, doi:[10.1007/3-540-45949-9_6](https://doi.org/10.1007/3-540-45949-9_6)
- [12] Matthieu Sozeau (2010): *Equations: A Dependent Pattern-Matching Compiler*. In: *Proceedings of the 1st International Conference on Interactive Theorem Proving (ITP 2010)*, pp. 419–434, doi:[10.1007/978-3-642-14052-5_29](https://doi.org/10.1007/978-3-642-14052-5_29).
- [13] The Coq development team (2019): *The Coq Proof Assistant Reference Manual Version 8.9*. Available at <https://coq.inria.fr/distrib/current/refman/>.